| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Cirrus Logic |
MOSFET lithium battery protection |
|
|
|
|
Cirrus Logic |
T1/E1 LINE INTERFACE • Provides Analog PCM Line Interface for T1 and E1 Applications • Provides Line Driver, and Data and Clock Recovery Functions • Transmit Side Jitter Attenuation Starting at 6 Hz, with > 300 UI of Jitter Tolerance • Low Power Consumption (typically 17 |
|
|
|
|
Cirrus Logic |
T1/E1 LINE INTERFACE • Provides Analog Transmission Line Interface for T1 and E1 Applications • Provides Line Driver, Jitter Attenuator and Clock Recovery Functions • Fully Compliant with AT&T 62411 Stratum 4 Jitter Requirements • Low Power Consumption (typically 175 mW) |
|
|
|
|
Cirrus Logic |
T1/E1 LINE INTERFACE • Provides Analog Transmission Line Interface for T1 and E1 Applications • Provides Line Driver, Jitter Attenuator and Clock Recovery Functions • Fully Compliant with AT&T 62411 Stratum 4 Jitter Requirements • Low Power Consumption (typically 175 mW) |
|
|
|
|
Cirrus Logic |
OCTAL E1 LINE INTERFACE UNIT Octal E1 Short-haul Line Interface Unit Low Power No External Component Changes for 120 Ω / 75 Ω Operation Pulse Shapes can be customized by the user Internal AMI, or HDB3 Encoding/Decoding LOS Detection per ITU G.775 or ETSI 300- 233 G.772 Non-Intru |
|
|
|
|
Cirrus Logic |
Octal T1/E1/J1 Line Interface Unit Industry Standard Footprint Octal E1/T1/J1 Short-haul Line Interface Unit Low Power No External Component Changes for 100 Ω/120 Ω/75 Ω Operation Pulse Shapes can be customized by the user Internal AMI, B8ZS, or HDB3 Encoding/Decoding LOS Detection pe |
|
|
|
|
Cirrus Logic |
T1/E1 Line Interface General Description The CS61305A combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. The CS61305A is a pin-compatible replacement for the LXT305A in mos |
|
|
|
|
Cirrus Logic |
Full-Duplex Speakerphone Chip l Single-chip full-duplex hands-free operation l Automatic gain control l Optional 34 dB microphone preamplifier l Integrated mute and volume control l Integrated 80 dB IDR dual codec l Speech-trained Network and Acoustic Echo Cancellers l Powerdown |
|
|
|
|
Cirrus Logic |
Echo-Cancelling Codec Description The CS6403 is an application-specific digital signal processor optimized for network and acoustic echo cancellation applications. A high-quality codec is integrated with the processor to provide a complete, lowcost echo-cancellation solut |
|
|
|
|
Cirrus Logic |
Enhanced Full-Duplex Speakerphone IC l Single-chip, General Description Most modern speakerphones use half-duplex operation, which alternates transmission between the far-end talker and the speakerphone user. This is done to ensure stability because the acoustic coupling between the sp |
|
|
|
|
Cirrus Logic |
T1/E1 Line Interface General Description The CS61304A combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. The CS61304A is a pin-compatible replacement for the LXT304A. The r |
|
|
|
|
Cirrus Logic |
T1 Line Interface Unit Provides T1 line interface No crystal needed for jitter attenuation Greater than 14 dB of transmit return loss Meets AT&T 62411 jitter tolerance and attenuation requirements Meets ANSI T1.231B requirements for LOS and AIS AWG for user programmable pu |
|
|
|
|
Cirrus Logic |
T1 Line Interface Unit s E1 Line Interface Unit s No Crystal Needed for Jitter Attenuation s Meets CTR-12/TBR-12 Jitter Tolerance and Attenuation Requirements s Meets ITU-T G.775 Requirements for LOS and AIS s Meets the BS6450 Transmitter Short-Circuit Requirements for E1 |
|