| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
STMicroelectronics |
Arm 32-bit Cortex-M4 CPU • Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/ 1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instr |
|
|
|
|
STMicroelectronics |
ARM-based 32-bit MCU • ARM® 32-bit Cortex®-M3 CPU Core – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 64 or 128 Kbytes of Flash memory – 20 Kbytes of SR |
|
|
|
|
STMicroelectronics |
ARM Cortex-M4 32-bit MCU+FPU • Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions • Memorie |
|
|
|
|
STMicroelectronics |
Ultra-low-power Arm Cortex-M4 32-bit MCU+FPU • Ultra-low-power with FlexPowerControl – 1.71 V to 3.6 V power supply – -40 °C to 85/105/125 °C temperature range – 8 nA Shutdown mode (2 wakeup pins) – 28 nA Standby mode (2 wakeup pins) – 280 nA Standby mode with RTC – 1.0 µA Stop 2 mode, 1.28 µA |
|
|
|
|
STMicroelectronics |
ARM-based 32-bit MCU FBGA • Core: ARM 32-bit Cortex -M3 CPU – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 64 to 256 Kbytes of Flash memory – 64 Kbytes |
|
|
|
|
STMicroelectronics |
ARM-based 32-bit MCU FBGA • Core: ARM 32-bit Cortex -M3 CPU – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 64 to 256 Kbytes of Flash memory – 64 Kbytes |
|
|
|
|
STMicroelectronics |
Arm 32-bit Cortex-M4 CPU • Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/ 1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instr |
|
|
|
|
NXP Semiconductors |
32-bit ARM Cortex-M3 microcontroller |
|
|
|
|
STMicroelectronics |
ARM-based 32-bit MCU FBGA • Core: ARM 32-bit Cortex -M3 CPU – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 64 to 256 Kbytes of Flash memory – 64 Kbytes |
|
|
|
|
NXP |
32-bit ARM Cortex-M0 microcontroller and benefits System: ARM Cortex-M0 processor, running at frequencies of up to 50 MHz. ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC). Non-Maskable Interrupt (NMI) input selectable from several input sources. System tick |
|
|
|
|
Knowles Electronics |
Balanced Armature Driver • Best-in-class treble • HD Audio to 40kHz • Also midrange-tweeter in hybrids • Small size • RoHS compliant Outline Drawing mm (inches) Demonstrator Earphone Model Number (standard sample in BOLD) without MIC with MIC Straight Cable TC-3 |
|
|
|
|
Unisonic Technologies |
DIGITAL ALARM CLOCK *Single chip P-channel ED MOS LSI *LED direct drive using time division (duplex configuration) *Wide operating power supply voltage range *Built-in alarm function with 24-hour control *Supports changeover between 12-hour AM/PM and 24-hour displays *B |
|
|
|
|
NXP |
(LPC177x / LPC178x) 32-bit ARM Cortex-M3 microcontroller and a higher level of support block integration. The Cortex-M3 CPU incorporates a 3-stage pipeline and has a Harvard architecture with separate local instruction and data buses, as well as a third bus with slightly lower performance for peripherals. |
|
|
|
|
GigaDevice |
ARM Cortex-M3 32-bit MCU ..................... 9 2.3. Pinouts and pin assignment ........................................................................................ 11 2.4. Memory map....................................................................................... |
|
|
|
|
STMicroelectronics |
ARM-based 32-bit MCU FBGA • Core: ARM 32-bit Cortex -M3 CPU – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 64 to 256 Kbytes of Flash memory – 64 Kbytes |
|
|
|
|
ATMEL |
AT91SAM ARM-based Embedded MPU the frequently demanded combination of user interface functionality and high data rate connectivity, including LCD controller, resistive touchscreen, camera interface, audio, Ethernet 10/100 and high speed USB and SDIO. With the processor running at |
|
|
|
|
ETC |
general purpose 32-bit microprocessors his datasheet, or any error or omission in such information, or any incorrect use of the product. Change Log Issue A (Draft 0.1) (Draft 0.2) B C D draft1 D E Date Sept 1994 Oct 1994 Dec 1994 Dec 1994 Mar 1995 Mar 1995 Mar 1995 Aug 1995 By EH/BJH EH |
|
|
|
|
STMicroelectronics |
ARM-based 32-bit MCU Includes ST state-of-the-art patented technology • Arm® 32-bit Cortex®-M3 CPU core – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 6 |
|
|
|
|
STMicroelectronics |
32-bit Arm Cortex-M7 480MHz MCUs Includes ST state-of-the-art patented technology Core • 32-bit Arm® Cortex®-M7 core with doubleprecision FPU and L1 cache: 16 Kbytes of data and 16 Kbytes of instruction cache; frequency up to 480 MHz, MPU, 1027 DMIPS/ 2.14 DMIPS/MHz (Dhrystone 2.1), |
|
|
|
|
Hynix Semiconductor |
32-bit ARM7TDMI RISC static CMOS CPU core 32-bit ARM7TDMI RISC static CMOS CPU core : Running up to 70 MHz 8Kbytes combined instruction/data cache Memory management unit Supports Little Endian operating system 2Kbytes SRAM for internal buffer memory On-chip peripherals with indiv |
|