| No. | Partie # | Fabricant | Description | Fiche Technique |
|---|---|---|---|---|
|
|
|
Microchip |
Low-Power 32-bit Cortex-M0+ MCU |
|
|
|
|
AMD |
(AM2855 - AM2857) Quad 128-Bit / Dual 256-Bit and Single 512-Bit Static Shift Registers |
|
|
|
|
AMD |
16-Bit Embedded Microcontrollers provide faster access to memory and remove the requirement for a 2x clock input — Nonmultiplexed address bus www.DataSheet4U.com — Phase-locked loop (PLL) allows processor to operate at the clock input frequency n New integrated peripherals provide i |
|
|
|
|
AMD |
Programmable Keyboard/Display Interface |
|
|
|
|
Advanced Micro Devices |
64 Kilobit (8192 x 8-Bit) CMOS EPROM for simple interfacing — Both CMOS and TTL input/output compatibility — Two line control functions s Standard 28-pin DIP, PDIP, and 32-pin PLCC packages GENERAL DESCRIPTION controls, thus eliminating bus contention in a multiple The Am27C64 is a 64- |
|
|
|
|
AMD |
Uniform Sector Flash Memory Software features — Program Suspend & Resume: read other sectors before programming operation is completed — Erase Suspend & Resume: read/program other sectors before an erase operation is completed — Data# polling & toggle bits provide status — Un |
|
|
|
|
AMD |
1 to 8 Decoder |
|
|
|
|
AMD |
Memories |
|
|
|
|
Intel |
MD332B NAND Flash Memory Preliminary Datasheet Open NAND Flash Interface (ONFI) 2.0 Core Voltage (VCC): 2.7 V - 3.6 V Compliant Multilevel cell (MLC) technology First block (block address 00h) guaranteed to be valid when shipped from factory Organization: |
|
|
|
|
AMD |
ROM |
|
|
|
|
AMD |
Embedded Microprocessors provides transparent power off and auto resume of peripherals which may not be “power aware” – SMI is non-maskable and has higher priority than Non-Maskable Interrupt (NMI) – Automatic save and restore of the microprocessor state s 100-lead Plastic Q |
|
|
|
|
AMD |
(AM79C02/03/031) Power-On Reset and Power Sequencing Circuit The reset signal is designed to be Low at initial powerup and become High shortly after VCC reaches its normal operating voltage. Assume the VCC rail has been at 0 V for some time so that capacitors C1 and C2 are completely uncharged and the |
|
|
|
|
AMD |
8-Bit Universal Shift/Storage Register |
|
|
|
|
Microchip |
Low-Power 32-bit Cortex-M0+ MCU • Processor – Arm® Cortex®-M0+ CPU running at up to 48 MHz • Single-cycle hardware multiplier • Micro Trace Buffer (MTB) • Memories – 4/2/1/0.5 KB Read-While-Write (RWWEE) Flash section (not available on 256 KB devices) – 256/128/64/32/16 KB in-syste |
|
|
|
|
AMD |
128 Megabit (8 M x 16-Bit/16 M x 8-Bit) MirrorBit 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control ■ Software features — Program Suspend & Resume: read other sectors before programming operation is completed — Erase Suspend & Resume: read/program other sectors before an erase operation is completed — Data# polling & toggle bits provide status — Un |
|
|
|
|
AMD |
16 Bit Microprocessor |
|
|
|
|
AMD |
Voltage Comparators |
|
|
|
|
AMD |
Schottky Dual Retriggerable / Resettable Monostable Multivibrator |
|
|
|
|
AMD |
Subscriber Line Interface s Two-wire impedance set by single external impedance s On-hook transmission s On-chip ring relay driver and relay snubber circuit s Ideal for low cost PABX and key telephone systems BLOCK DIAGRAM A(TIP) HPA HPB B(RING) m o .c U 4 t e e h S a t |
|
|
|
|
AMD |
Combined SCSI Controller and Serial Communications Controller w.DataSheet4U.com et4U.com DataSheet4U.com e DataShe DataSheet4U.com DataSheet4U.com DataSheet 4 U .com www.DataSheet4U.com et4U.com DataSheet4U.com e DataShe DataSheet4U.com DataSheet4U.com DataSheet 4 U .com www.DataSheet4U.com et4U.co |
|