The µPD4416004 is a high speed, low power, 16,777,216 bits (4,194,304 words by 4 bits) CMOS static RAM. Operating supply voltage is 3.3 V ± 0.3 V. The µPD4416004 is packaged in a 54-PIN PLASTIC TSOP (II). Features • 4,194,304 words by 4 bits • Fast access time : 15, 17 ns (MAX.) • Output Enable input for easy application Ordering Information Part number Pa.
• 4,194,304 words by 4 bits
• Fast access time : 15, 17 ns (MAX.)
• Output Enable input for easy application
Ordering Information
Part number Package Supply voltage V Access time (MAX.) ns 15 17 Supply current (MAX.) At operating mA 220 210 At standby mA 10
•
•
µPD4416004G5-A15-9JF µPD4416004G5-A17-9JF
54-PIN PLASTIC TSOP (II) (10.16 mm (400))
3.3 ± 0.3
The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representativ.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | UPD4416001 |
NEC |
16M-BIT CMOS FAST SRAM 16M-WORD BY 1-BIT | |
2 | UPD4416008 |
NEC |
16M-BIT CMOS FAST SRAM 2M-WORD BY 8-BIT | |
3 | UPD4416016 |
NEC |
16M-BIT CMOS FAST SRAM 1M-WORD BY 16-BIT | |
4 | UPD44164082 |
NEC |
(UPD44164082/182/362) 18M-BIT DDRII SRAM 2-WORD BURST OPERATION | |
5 | UPD44164084 |
NEC |
(UPD44164084/184/364) 18M-BIT DDRII SRAM 4-WORD BURST OPERATION | |
6 | UPD44164085 |
NEC |
(UPD44164085/185/365) 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION | |
7 | UPD44164182 |
NEC |
(UPD44164082/182/362) 18M-BIT DDRII SRAM 2-WORD BURST OPERATION | |
8 | UPD44164184 |
NEC |
(UPD44164084/184/364) 18M-BIT DDRII SRAM 4-WORD BURST OPERATION | |
9 | UPD44164185 |
NEC |
(UPD44164085/185/365) 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION | |
10 | UPD44164362 |
NEC |
(UPD44164082/182/362) 18M-BIT DDRII SRAM 2-WORD BURST OPERATION | |
11 | UPD44164364 |
NEC |
(UPD44164084/184/364) 18M-BIT DDRII SRAM 4-WORD BURST OPERATION | |
12 | UPD44164365 |
NEC |
(UPD44164085/185/365) 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION |