The UTC UCD4028B decoder is constructed so that an 8421 BCD code on the four inputs provides a decimal (one-of-ten) decoded output, while a 3-bit binary input provides a decoded octal (one-of-eight) code output with D forced to a logic “0”. Expanded decoding such as binary-to-hexadecimal (one-of-sixteen), etc., can be achieved by using other UTC UCD4028B dev.
* Diode Protection on All Inputs
* Supply Voltage Range = 3V to 15V
* Capable of Driving Two Low-power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range.
* Positive Logic Design
* Low Outputs on All Illegal Input Combinations
ORDERING INFORMATION
Ordering Number
Lead Free
Halogen Free
UCD4028BL-D16-T
UCD4028BG-D16-T
Package DIP-16
CMOS IC
Packing Tube
MARKING
www.unisonic.com.tw Copyright © 2021 Unisonic Technologies Co., Ltd
1 of 7
QW-R502-D29.b
UCD4028B
PIN CONFIGURATION
Preliminary
CMOS IC
BLOCK DIAGRAM
10
3−BIT
BCD
BINARY 13 INPUTS
IN.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | UCD4021B |
Unisonic Technologies |
CMOS 8-STAGE STATIC SHIFT REGISTERS | |
2 | UCD4023B |
Unisonic Technologies |
TRIPLE 3-INPUT NAND GATE | |
3 | UCD4001B |
Unisonic Technologies |
QUAD 2-INPUT NOR BUFFERED B-SERIES GATE | |
4 | UCD4002B |
Unisonic Technologies |
CMOS NOR Gates | |
5 | UCD40106B |
Unisonic Technologies |
HEX SCHMITT TRIGGERS | |
6 | UCD4011B |
Unisonic Technologies |
QUAD 2-INPUT NAND BUFFERED B-SERIES GATE | |
7 | UCD4014B |
Unisonic Technologies |
CMOS 8-STAGE STATIC SHIFT REGISTERS | |
8 | UCD4015 |
Unisonic Technologies |
CMOS Dual 4-Stage Static Shift Register | |
9 | UCD4015B |
Unisonic Technologies |
CMOS Dual 4-Stage Static Shift Register | |
10 | UCD4043B |
UTC |
CMOS QUAD 3-STATE NOR R/S LATCHES | |
11 | UCD4049B |
Unisonic Technologies |
CMOS HEX BUFFER/CONVERTERS | |
12 | UCD4049UB |
UTC |
CMOS HEX INVERTERS |