PST3329 - ETC

PST3329 CMOS System Reset

of Operation (1) VDD > VS, VOUT: H (M1: ON, M2, M3: OFF) When VDD is gradually lowered from the above state, detection voltage is as follows. Detection voltage: (R1 + R2 + R3) / (R2 + R3) VREF (2) VDD < VS, VOUT: L (M1: OFF, M2, M3: ON) When VDD is gradually raised from the above state, release voltage is as follows. Release voltage = (R1 + R2) / (R2) VREF .

Features

(1) Super low consumption current (2) High precision detection voltage (3) Hysteresis characteristic (4) Operating range (5) Wide operating temperature range (6) Detection voltage 0.25µA typ. (when VDD = Vs + 1V) ±2% 5% typ. 0.95 ~ 10V -30 ~ +85°C 2 ~ 6V (0.1V step) Package SC-82AB (PST31XX, PST32XX) SOT-25 (PST33XX, PST34XX) Applications (1) Microcomputer, CPU, MPU reset circuits (2) Logic circuit reset circuits (3) Battery voltage check circuits (4) Back-up circuit switching circuits (5) Level detection circuits Pin Assignment 5 4 1 2 3 1 2 3 4 5 OUT VDD VSS NC 4 3 1 2 1 2 3 4.