MN101C62 - Panasonic Semiconductor

MN101C62 The lower limit for operation guarantee

MN101C62D , MN101C62F Type ROM (× 8-bit) RAM (× 8-bit) Package Minimum Instruction Execution Time MN101C62D [ES (Engineering Sample) available] 64 K 2K LQFP080-P-1414A *Lead-free Standard: 0.10 µs (at 4.5 V to 5.5 V, 20 MHz) 0.25 µ s (at 2.7 V to 5.5 V, 8 MHz) 1.00 µ s (at 2.0 V to 5.5 V, 2 MHz)* 125 µ s (at 2.0 V to 5.5 V, 32 kHz)* Double speed: 0.125 µs (a.

Features

generation of remote control carrier, simple pulse width measurement) Clock source
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
· 1/2, 1/4 of system clock frequency; 1/1, 1/4, 1/16, 1/32, 1/64 of OSC oscillation clock frequency; 1/1 of XI oscillation clock frequency; external clock input Interrupt source
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
· coincidence with compare register 0 Timer counter 1 : 8-bit × 1 (square-wave output, event count, synchronous output event, serial baud rate timer) Clock source
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
· 1/2, 1/8 of system clock frequency; 1/1, 1/4, 1/16, 1/64, 1/128 of OSC oscillation clock frequency; 1/1 of XI oscillat.