100Base–T MAC with 802.3u PCS PHY Capability (Can also have full Auto–Negotiation capability) SD RDATA [4] (rFLP) RDATA [3:0] RSCLK AUTONG TDATA [3:0] TDATA [4] (tFLP) SD RDATA [4] (rFLP) RDATA [3:0] RSCLK AUTONG TDATA [3:0] TDATA [4] (tFLP) MC68833 TDH TDL RDH RDL MAGNETICS AND CONNECTOR Figure 1. Simplified Block Diagram for Twisted Pair Applications of .
•
•
•
•
•
•
•
Supports Twisted Pair Media Supports MLT
–3 Line Code Selectable Auto Negotiation mode has FLP and NLP “Pass
–Through” Capability Controlled Twisted Pair Output Transition Times May Eliminate Need for Transmit Filter Adaptive Receive Equalization supports TP line lengths of 0 to 100 meters TP Receiver Includes Circuitry Which Enables Error Free Reception of Data Distorted with Base Line Wander
Twisted Pair (TP) Transceiver Complies with ANSI X3T9.5 TP
–PMD Standard and the IEEE 802.3 100Base
–TX Ethernet Draft Standard
• Meets Jitter Requirements of ANSI X3T9.5 TP
–PMD
•
•
•
•
•
•.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | MC6883 |
Motorola |
Synchronous Address Multiplexer | |
2 | MC68835 |
Motorola |
Twisted Pair Interface | |
3 | MC68836 |
Motorola Semiconductor |
(MC68840 / MC68836) FDDI Chip Set | |
4 | MC688 |
ETC |
(MC600 Series) INTEGRATED CIRCUITS | |
5 | MC6880A |
Motorola |
QUAD THREE-STATE BUS TRANSCEIVER | |
6 | MC68824 |
Motorola |
Token-Passing Bus Controller | |
7 | MC6882A |
Motorola |
OCTAL THREE-STATE BUFFER/LATCH | |
8 | MC6882B |
Motorola |
OCTAL THREE-STATE BUFFER/LATCH | |
9 | MC68840 |
Motorola Semiconductor |
(MC68840 / MC68836) FDDI Chip Set | |
10 | MC6885 |
Motorola |
Hex 3 State Buffer Inverters | |
11 | MC68851 |
Motorola |
32-Bit Paged Memory Management Unit | |
12 | MC6886 |
Motorola |
HEX THREE-STATE BUFFER/INVERTERS |