L64108 Transport with Embedded CPU and Control Overview The L64108 combines a 32-bit 54 MHz RISC CPU, a programmable transport demultiplexer, a DVB Descrambler, a DRAM controller and other peripherals on a single chip. This versatile device interfaces to all of the other members of the Integra™ 1100 set-top product family. This includes a serial or parallel.
(Continued)
- 50 General Purpose I/Os
• Support of direct interface to LSI single-chip
•
•
•
•
•
•
channel decoder devices, such as the L64724 for DBS and the L64768 for CATV A/V serial or parallel output for a direct interface to the L64005 or L64105 MPEG-2 A/V decoder devices Supported by industry-standard RTOS and software vendors like Nucleus+, Integrated Systems (pSOS), OpenTV and WindRiver Systems (VxWorks) Supported by Integra™ SDP1100 set-top box hardware and software development platform JTAG Support Uses low-power 0.35 micron, 3.3 V process Packaged in 240-pin Plastic Quad Flat Pack.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | L64105 |
LSI |
Audio / Video Decoder | |
2 | L64105 |
LSI Logic |
MPEG-2 Audio / Video Decoder | |
3 | L64111 |
LSI Logic |
MPEG Audio Decoder Technical Manual | |
4 | L64118 |
LSI Logic |
MPEG-2 Transport Controller | |
5 | L6401 |
LRC |
HIGH SPEED LOW DROPOUT MIDDLE CURRENT VOLTAGE REGULATORS | |
6 | L6452 |
STMicroelectronics |
Dual 13x16 Matrix Head Ink Jet Driver | |
7 | L6460 |
ST Microelectronics |
SPI Configurable Stepper And DC Multi Motor Driver | |
8 | L6470 |
STMicroelectronics |
Fully integrated microstepping motor driver | |
9 | L64704 |
LSI Ligic |
Satellite Decoder Technical Manual 5/97 | |
10 | L64710 |
LSI Logic |
8-Error Correcting Reed Solomon Codec | |
11 | L64715 |
LSI Logic |
2-Error Correcting BCH Encoder-Decoder | |
12 | L6472 |
STMicroelectronics |
Fully integrated microstepping motor driver |