This device contains four independent gates, each of which performs the logic exclusive-OR function. Ordering Code: Order Number DM74LS136M DM74LS136N Package Number M14A N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also ava.
5°C to +150°C Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Recommended Operating Conditions Symbol VCC VIH VIL IOL TA Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage LOW Level Output Current Free Air Operating Temperature 0 Parameter Min.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | DM74LS132 |
Fairchild Semiconductor |
Quad 2-Input NAND Gate | |
2 | DM74LS132 |
National Semiconductor |
NAND Gates | |
3 | DM74LS138 |
Fairchild Semiconductor |
Decoder/Demultiplexer | |
4 | DM74LS138 |
National Semiconductor |
Decoders/Demultiplexers | |
5 | DM74LS139 |
Fairchild Semiconductor |
Decoder/Demultiplexer | |
6 | DM74LS139 |
National Semiconductor |
Decoders/Demultiplexers | |
7 | DM74LS10 |
Fairchild Semiconductor |
Triple 3-Input NAND Gate | |
8 | DM74LS10 |
National Semiconductor |
Triple 3-Input NAND Gates | |
9 | DM74LS107A |
National Semiconductor |
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops | |
10 | DM74LS109A |
Fairchild Semiconductor |
Dual Positive-Edge-Triggered J-K Flip-Flop | |
11 | DM74LS109A |
National Semiconductor |
Dual Positive-Edge-Triggered J-K Flip-Flops | |
12 | DM74LS11 |
Fairchild Semiconductor |
Triple 3-Input AND Gate |