The CY7C1012AV33 is a high-performance CMOS static RAM organized as 512K words by 24 bits. Each data byte is separately controlled by the individual chip selects (CE0, CE1, CE2). CE0 controls the data on the I/O0–I/O7, while CE1 controls the data on I/O8–I/O15, and CE2 controls the data on the data pins I/O16–I/O23. This device has an automatic power-down fe.
• High speed — tAA = 8, 10, 12 ns
• Low active power — 1080 mW (max.)
• Operating voltages of 3.3 ± 0.3V
• 2.0V data retention
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE0, CE1 and CE2 features Writing the data bytes into the SRAM is accomplished when the chip select controlling that byte is LOW and the write enable input (WE) input is LOW. Data on the respective input/output (I/O) pins is then written into the location specified on the address pins (A0
–A18). Asserting all of the chip selects LOW and write enable LOW will write all.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | CY7C1010DV33 |
Cypress Semiconductor |
2-Mbit (256 K x 8) Static RAM | |
2 | CY7C1011BV33 |
Cypress Semiconductor |
128K x 16 Static RAM | |
3 | CY7C1011CV33 |
Cypress Semiconductor |
128K x 16 Static RAM | |
4 | CY7C1011DV33 |
Cypress Semiconductor |
2-Mbit (128K x 16)Static RAM | |
5 | CY7C1011G |
Cypress |
2-Mbit (128K words x 16 bit) Static RAM | |
6 | CY7C1018DV33 |
Cypress Semiconductor |
1-Mbit (128 K x 8) Static RAM | |
7 | CY7C1018V33 |
Cypress Semiconductor |
128K x 8 Static RAM | |
8 | CY7C10191B |
Cypress Semiconductor |
128K x 8 Static RAM | |
9 | CY7C1019B |
Cypress Semiconductor |
128K x 8 Static RAM | |
10 | CY7C1019CV33 |
Cypress Semiconductor |
1-Mbit (128 K x 8) Static RAM | |
11 | CY7C1019D |
Cypress Semiconductor |
1-Mbit (128 K x 8) Static RAM | |
12 | CY7C1019DV33 |
Cypress Semiconductor |
1-Mbit (128 K x 8) Static RAM |