Two count enables, PE and TE, in each counter are provided for n-bit cascading. In all counters reset action occurs regardless of the level of the SPE, PE and TE inputs (and the clock input, CP, in the ’HC161 and ’HCT161 types). If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal .
• ’HC161, ’HCT161 4-Bit Binary Counter, Asynchronous Reset
• ’HC163, ’HCT163 4-Bit Binary Counter, Synchronous Reset
• Synchronous Counting and Loading
• Two Count Enable Inputs for n-Bit Cascading
• Look-Ahead Carry for High-Speed Counting
• Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL Logic ICs
• HC Types - 2V to 6V Operation - Hi.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | CD54HC160 |
Texas Instruments |
BCD SYNCHRONOUS DECADE COUNTERS | |
2 | CD54HC161 |
Texas Instruments |
High-Speed CMOS Logic Presettable Counters | |
3 | CD54HC162 |
Texas Instruments |
BCD SYNCHRONOUS DECADE COUNTERS | |
4 | CD54HC164 |
Texas Instruments |
8-Bit Serial-In/Parallel-Out Shift Register | |
5 | CD54HC164F |
Texas Instruments |
8-Bit Serial-In/Parallel-Out Shift Register | |
6 | CD54HC165 |
Texas Instruments |
8-Bit Parallel-In/Serial-Out Shift Register | |
7 | CD54HC166 |
Texas Instruments |
8-Bit Parallel-In/Serial-Out Shift Register | |
8 | CD54HC166F3A |
Texas Instruments |
8-Bit Parallel-In/Serial-Out Shift Register | |
9 | CD54HC10 |
Texas Instruments |
Triple 3-Input NAND Gates | |
10 | CD54HC107 |
Texas Instruments |
Dual J-K Flip-Flop | |
11 | CD54HC109 |
Texas Instruments |
Dual J-K Flip-Flop | |
12 | CD54HC10F |
Texas Instruments |
Triple 3-Input NAND Gates |