74AUP2G34 - Diodes

74AUP2G34 DUAL BUFFERS

The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G34 is composed of two buffers with standard push-pull outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF cir.

Features

 Advanced Ultra Low Power (AUP) CMOS
 Supply Voltage Range from 0.8V to 3.6V
 ±4mA Output Drive at 3.0V
 Low Static Power Consumption
 ICC < 0.9µA
 Low Dynamic Power Consumption
 CPD = 6pF Typical at 3.6V
 Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The Hysteresis is Typically 250mV at VCC = 3.0V
 IOFF Supports Partial-Power-Down Mode Operation
 ESD Protection per JESD 22
 Exceeds 200-V Machine Model (A115)
 Exceeds 2000-V Human Body Model (A114)
 Exceeds 1000-V Charged Device Model (C101)
 Latch-Up Exceeds 100mA per JESD 78.