The 74AUP2G132 is a dual 2-input NAND gate with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current t.
• Wide supply voltage range from 0.8 V to 3.6 V
• CMOS low power dissipation
• High noise immunity
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
• Overvoltage tolerant inputs to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Complies with JEDEC standards:
• JESD8-12 (0.8 V to 1.3 V)
• JESD8-11 (0.9 V to 1.65 V)
• JESD8-7 (1.65 V to 1.95 V)
• JESD8-5 (2.3 V to 2.7 V)
• JESD8C (2.7 V to 3.6 V)
• ESD protection:
• HBM JESD22-A114F Class 3A exceeds 500.
No. | Partie # | Fabricant | Description | Fiche Technique |
---|---|---|---|---|
1 | 74AUP2G125 |
Diodes |
DUAL 3-STATE BUFFER | |
2 | 74AUP2G125 |
NXP Semiconductors |
Low-power dual buffer/line driver | |
3 | 74AUP2G125 |
nexperia |
Low-power dual buffer/line driver | |
4 | 74AUP2G126 |
Diodes |
DUAL 3-STATE BUFFER | |
5 | 74AUP2G126 |
NXP |
Low-power dual buffer/line driver | |
6 | 74AUP2G126 |
nexperia |
Low-power dual buffer/line driver | |
7 | 74AUP2G14 |
Diodes |
DUAL SCHMITT TRIGGER INVERTERS | |
8 | 74AUP2G14 |
nexperia |
Low-power dual Schmitt trigger inverter | |
9 | 74AUP2G157 |
nexperia |
Low-power 2-input multiplexer | |
10 | 74AUP2G16 |
nexperia |
Low-power dual buffer | |
11 | 74AUP2G17 |
NXP Semiconductors |
Low-power dual Schmitt trigger | |
12 | 74AUP2G17 |
Diodes |
DUAL SCHMITT TRIGGER BUFFERS |