V103 Renesas TRIPLE 10-BIT LVDS TRANSMITTER Datasheet, en stock, prix

logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description

V103

Renesas
V103
V103 V103
zoom Click to view a larger image
Part Number V103
Manufacturer Renesas (https://www.renesas.com/)
Description The V103 LVDS display interface transmitter is primarily designed to support pixel data transmission between a video processing engine and a digital video display. The data rate supports up to SXGA+ r...
Features
• Pin compatible with THine THC63LVD103
• Wide pixel clock range: 8 - 135 MHz
• Supports a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, and HDTV up to 1080I or 720P
• Internal PLL requires no external loop filter
• Selectable rising or falling clock edge for data alignment
• Compatible with Spread Spectrum clock source
• Reduced LVDS output voltage swing mode (selectable) to minimize EMI
• CMOS/TTL data inputs can be configured for reduced input voltage swing
• Single 3.3 V supply
• Low power consumption CMOS design
• Power down mode
• 64-pin T...

Document Datasheet V103 Data Sheet
PDF 362.51KB
Distributor Stock Price Buy

Similar Datasheet

No. Parte # Fabricante Descripción Hoja de Datos
1 V10-A500X
EPCOS
Surge Arrester 2-Electrode-Arrester Datasheet
2 V10-H08X
EPCOS
Surge Arrester 2-Electrode-Arrester Datasheet
3 V10-H14X
EPCOS
Surge Arrester 2-Electrode-Arrester Datasheet
4 V10-H22X
EPCOS
Surge Arrester 2-Electrode-Arrester Datasheet
5 V10-H30X
EPCOS
Surge Arrester 2-Electrode-Arrester Datasheet
More datasheet from Renesas
Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact