9DB1233 |
Part Number | 9DB1233 |
Manufacturer | Renesas (https://www.renesas.com/) |
Description | The 9DB1233 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB1233 is driven by a differential SRC output pair from an IDT 932S421 or 93... |
Features |
▪ Twelve 0.7V current mode differential HSCL output pairs
Features
▪ 3 selectable SMBus addresses; multiple devices can share the same SMBus segment
▪ 12 OE# pins; hardware control of each output ▪ PLL or bypass mode; PLL can dejitter incoming clock ▪ Selectable PLL bandwidth; minimizes jitter peaking in
downstream PLLs ▪ Spread spectrum compatible; tracks spreading input clock for
low EMI ▪ SMBus interface; unused outputs can be disabled ▪ Undriven differential outputs in Power-down; improved power
management
Key Specifications
▪ Cycle-to-cycle jitter < 50ps ▪ Output-to-output skew < 50ps ▪ ... |
Document |
9DB1233 Data Sheet
PDF 490.18KB |
Distributor | Stock | Price | Buy |
---|