CY7C2263KV18 Cypress Semiconductor 36-Mbit QDR II+ SRAM Four-Word Burst Architecture Datasheet, en stock, prix

logo
Recherchez avec le numéro de pièce ainsi que le fabricant ou la description

CY7C2263KV18

Cypress Semiconductor
CY7C2263KV18
CY7C2263KV18 CY7C2263KV18
zoom Click to view a larger image
Part Number CY7C2263KV18
Manufacturer Cypress Semiconductor
Description CY7C2263KV18/CY7C2265KV18 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Featur...
Features
■ Separate independent read and write data ports
❐ Supports concurrent transactions
■ 550 MHz clock for high bandwidth
■ Four-word burst for reducing address bus frequency
■ Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz
■ Available in 2.5 clock cycle latency
■ Two input clocks (K and K) for precise DDR timing
❐ SRAM uses rising edges only
■ Echo clocks (CQ and CQ) simplify data capture in high speed systems
■ Data valid pin (QVLD) to indicate valid data on the output
■ On-die termination (ODT) feature
❐ Supported for D[x:0], BWS...

Document Datasheet CY7C2263KV18 Data Sheet
PDF 631.21KB
Distributor Stock Price Buy

Similar Datasheet

No. Partie # Fabricant Description Fiche Technique
1 CY7C2263XV18
Cypress Semiconductor
36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture Datasheet
2 CY7C2262XV18
Cypress Semiconductor
36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture Datasheet
3 CY7C2264XV18
Cypress Semiconductor
36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture Datasheet
4 CY7C2265KV18
Cypress Semiconductor
36-Mbit QDR II+ SRAM Four-Word Burst Architecture Datasheet
5 CY7C2265XV18
Cypress Semiconductor
36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture Datasheet
More datasheet from Cypress Semiconductor



Depuis 2018 :: D4U Semiconductor :: (Politique de confidentialité et contact