डेटा पत्रक ( Datasheet PDF ) |
भाग संख्या | विवरण | मैन्युफैक्चरर्स | |
74AUP2G32 | DUAL OR GATE NEW PRODUCT
74AUP2G32
DUAL OR GATE
Description
Pin Assignments
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.
The 74AUP2G3 |
Diodes |
|
74AUP2G32 | Low-power Dual 2-input OR Gate 74AUP2G32
Low-power dual 2-input OR gate
Rev. 7 — 23 January 2013
Product data sheet
1. General description
The 74AUP2G32 provides dual 2-input OR function.
Schmitt trigger action at all inputs makes the ci |
NXP |
|
74AUP2G32 | Low-power dual 2-input OR gate 74AUP2G32
Low-power dual 2-input OR gate
Rev. 9 — 24 June 2022
Product data sheet
1. General description
The 74AUP2G32 is a dual 2-input OR gate. Schmitt-trigger action at all inputs makes the circuit toler |
nexperia |
www.DataSheet.in | 2017 | संपर्क |