डेटा पत्रक ( Datasheet PDF ) |
भाग संख्या | विवरण | मैन्युफैक्चरर्स | |
74AUP1G32 | Low-power 2-input OR gate www.DataSheet4U.com
74AUP1G32
Low-power 2-input OR gate
Rev. 01 — 2 August 2005 Product data sheet
1. General description
The 74AUP1G32 is a high-performance, low-power, low-voltage, Si-gate CMOS device, su |
NXP |
|
74AUP1G32 | SINGLE 2 INPUT POSITIVE OR GATE 74AUP1G32
SINGLE 2 INPUT POSITIVE OR GATE
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.
The 74AUP1G32 is a singl |
Diodes |
|
74AUP1G32 | Low-power 2-input OR-gate 74AUP1G32
Low-power 2-input OR-gate
Rev. 11 — 17 January 2022
Product data sheet
1. General description
The 74AUP1G32 is a single 2-input OR gate. Schmitt-trigger action at all inputs makes the circuit tole |
nexperia |
|
74AUP1G32-Q100 | Low-power 2-input OR-gate 74AUP1G32-Q100
Low-power 2-input OR-gate
Rev. 5 — 17 January 2022
Product data sheet
1. General description
The 74AUP1G32-Q100 provides the single 2-input OR function.
Schmitt-trigger action at all inputs m |
nexperia |
|
74AUP1G3208 | Low Power 3-Input OR-AND Gate www.DataSheet4U.com
74AUP1G3208
Low-power 3-input OR-AND gate
Rev. 01 — 29 November 2006 Product data sheet
1. General description
The 74AUP1G3208 is a high-performance, low-power, low-voltage, Si-gate CMOS |
NXP |
|
74AUP1G3208 | Low-power 3-input OR-AND gate 74AUP1G3208
Low-power 3-input OR-AND gate
Rev. 10 — 9 May 2023
Product data sheet
1. General description
The 74AUP1G3208 is a single 3-input OR-AND gate. Schmitt-trigger action at all inputs makes the circu |
nexperia |
www.DataSheet.in | 2017 | संपर्क |