DataSheet.in

841N4830 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - NG Crystal-To-HCSL Frequency Synthesizer - Integrated Device Technology

भाग संख्या 841N4830
समारोह NG Crystal-To-HCSL Frequency Synthesizer
मैन्युफैक्चरर्स Integrated Device Technology 
लोगो Integrated Device Technology लोगो 
पूर्व दर्शन
1 Page
		
<?=841N4830?> डेटा पत्रक पीडीएफ

841N4830 pdf
841N4830 Datasheet
Pin Description and Pin Characteristic Tables
Table 1. Pin Descriptions
Number
Name
Type
Description
1
PLL_BYPASS
Input
Pulldown
When HIGH, PLL is bypassed and outputs are driven by input crystal or clock. When
LOW outputs are driven by PLL. LVCMOS/LVTTL interface levels. See Table 3D.
2
nOE_REF
Input
Pulldown
Output enable signal for REF_OUT output. When LOW, outputs are enabled.
LVCMOS/LVTTL interface levels. See Table 3C.
3
nOEB
Input
Pulldown
Output enable signal for Bank B. When LOW, QB output is enabled. When HIGH,
selects high impedance mode. LVCMOS/LVTTL interface levels.See Table 3B.
4
DIV2_QB
Input
Pullup
Select signal for the output divider for Bank B. LVCMOS/LVTTL clock output. See
Table 3F.
5, 32
6
VDDA
CLK
Power
Analog supply pins.
Input Pulldown Non-inverting differential clock input.
7
nCLK
Input Pullup Inverting differential clock input.
8
9, 10
VDDO_REF
REF_OUT,
nREF_OUT
Power
Output
Output power supply pin for LVPECL reference outputs.
25MHz differential reference output pair. LVPECL interface levels.
11
CLK_SEL
Input
Pullup
Input select signal. When HIGH, selects CLK, nCLK inputs. When LOW, selects XTAL
inputs. LVCMOS/LVTTL interface levels.See Table 3E.
12
13
XTAL_IN
XTAL_OUT
Input
Crystal oscillator interface XTAL_IN is the input, XTAL_OUT is the output.
14
VDD_OSC
Power
15
VDDO_QB
Power
16 QB Output
Core supply pin for crystal oscillator.
Output power supply pin for Bank B LVCMOS output.
Single-ended output. LVCMOS/LVTTL interface levels.
17
VDDO_QA3
Power
18
QA3
Output
Output power supply pin for QA3 LVCMOS output.
Single-ended output. LVCMOS/LVTTL interface levels.
19, 25
GND
Power
Power supply ground.
20, 21
nQA2, QA2 Output
100MHz differential output pair. HCSL interface levels.
22, 29
23, 24
VDDO
nQA1, QA1
Power
Output
Output power supply pins for Bank A HCSL outputs.
100MHz differential output pair. HCSL interface levels.
26, 27
nQA0, QA0 Output
100MHz differential output pair. HCSL interface levels.
28 IREF
0.7V current reference resistor output. An external fixed precision resistor (475) from
this pin to ground provides a reference current used for differential current-mode QAx,
nQAx clock outputs.
30
nOEA
Input
Pulldown
Output Enable signal for Bank A. When LOW enables output. When HIGH selects
high impedance mode. LVCMOS/LVTTL interface levels.See Table 3A.
31 VDD Power
Core supply pin.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
©2016 Integrated Device Technology, Inc.
2
Revision F, May 23, 2016

विन्यास 28 पेज
डाउनलोड[ 841N4830 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
841N4830NG Crystal-To-HCSL Frequency SynthesizerIntegrated Device Technology
Integrated Device Technology


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English