DataSheet.in

KM732V599L डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 32K X 32Bit Synchronous Pipelined Burst SRAM - Samsung Semiconductor

भाग संख्या KM732V599L
समारोह 32K X 32Bit Synchronous Pipelined Burst SRAM
मैन्युफैक्चरर्स Samsung Semiconductor 
लोगो Samsung Semiconductor लोगो 
पूर्व दर्शन
1 Page
		
<?=KM732V599L?> डेटा पत्रक पीडीएफ

KM732V599L pdf
KM732V599A/L
PRELIMINARY
32Kx32 Synchronous SRAM
32Kx32-Bit Synchronous Pipelined Burst SRAM
FEATURES
• Synchronous Operation.
• 2Stage Pipelined operation with 4Burst.
• On-Chip Address Counter.
• Self-Timed Write Cycle.
• On-Chip Address and Control Registers.
• VDD = 3.3V-5%/+10% Power Supply
• 5V Tolerant Inputs except I/O Pins
• Byte Writable Function.
• Global Write Enable Controls a full bus-width write.
• Power Down State via ZZ Signal.
• LBO Pin allows a choice of either a interleaved burst or a
linear burst.
• Three Chip Enables for simple depth expansion with No Data
Contention ; 2cycle Enable, 1cycle Disable.
• Asynchronous Output Enable Control.
• ADSP, ADSC, ADV Burst Control Pins.
• TTL-Level Three-State Output.
• 100-TQFP-1420A
FAST ACCESS TIMES
Parameter
Cycle Time
Clock Access Time
Output Enable Access Time
Symbol -7 -8 -10 Unit
tCYC 7.5 8.6 10 ns
tCD 4.5 5.0 5.0 ns
tOE 4.5 5.0 5.0 ns
GENERAL DESCRIPTION
The KM732V599A/L is a 1,048,576-bit Synchronous Static
Random Access Memory designed for high performance sec-
ond level cache of Pentium and Power PC based System.
It is organized as 32K words of 32 bits and integrates address
and control registers, a 2-bit burst address counter and added
some new functions for high performance cache RAM applica-
tions; GW, BW, LBO, ZZ.
Write cycles are internally self-timed and synchronous.
Full bus-width write is done by GW, and each byte write is per-
formed by the combination of WEx and BW when GW is high.
And with CS1 high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the systems burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence(linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The KM732V599A/L is fabricated using SAMSUNGs high per-
formance CMOS technology and is available in a 100pin TQFP
package. Multiple power and ground pins are utilized to mini-
mize ground bounce.
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
BURST CONTROL
LOGIC
ADSP
CS1
CS2
CS2
GW
BW
WEa
WEb
WEc
WEd
OE
ZZ
DQa0 ~ DQd7
A0~A14
CONTROL
LOGIC
BURST
ADDRESS
COUNTER
A0~A1
A0~A1
ADDRESS
REGISTER
A2~A14
32Kx32
MEMORY
ARRAY
DATA-IN
REGISTER
OUTPUT
REGISTER
BUFFER
-2-
May 1997
Rev 1.0

विन्यास 15 पेज
डाउनलोड[ KM732V599L Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
KM732V599A32K X 32Bit Synchronous Pipelined Burst SRAMSamsung Semiconductor
Samsung Semiconductor
KM732V599L32K X 32Bit Synchronous Pipelined Burst SRAMSamsung Semiconductor
Samsung Semiconductor


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English