DataSheet.in

W89C92 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER - Winbond

भाग संख्या W89C92
समारोह PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
मैन्युफैक्चरर्स Winbond 
लोगो Winbond लोगो 
पूर्व दर्शन
1 Page
		
<?=W89C92?> डेटा पत्रक पीडीएफ

W89C92 pdf
www.DataSheet4U.com
W89C92
PIN DESCRIPTION
Attachment Unit Interface Pins
CSO+, CSO- (DIP 1, 2/PLCC 2, 3) (O/P): Collision Output Positive, Collision Output Negative
CSO+/CSO- are a differential signal pair that drives 10 MHz signals to the DTE (data transmit
equipment) when a collision is detected on the segment, the DTE transmits an excessively long
packet, or the cable is disconnected. CSO+/CSO- are also active for a period of time after the end of
every transmission. CSO+ and CSO- should be pulled down by a 510 ohm resistor.
DI+, DI- (DIP 3, 6/PLCC 4, 12) (O/P): Data-in Output Positive, Data-in Output Negative
DI+/DI- are also a differential signal pair. Signals received from the network segment that meet the
bandwidth requirement and carrier sense levels will be transferred into differential format and driven
out from DI+/DI-. A 510 ohm pull-down resistor is also required for DI+/DI-.
DO+, DO- (DIP 7, 8/PLCC 13, 14) (I/P): Data-out Input Positive, Data-out Input Negative
Data transmitted from the DTE are received on DO+/DO- and transferred into a current signal on the
coaxial cable.
Coaxial Media Interface Pins
TXO (DIP 15/PLCC 28) (O/P): Transmit Output
The current signal on the coaxial cable is sunk into TXO. TXO is pulled up to VDD internally. A diode
should be used to isolate the TXO capacitance loading from the coaxial cable.
RXI (DIP 14/PLCC 26) (I/P): Receive Input
The signal on RXI is filtered by a low-pass filter and transferred to DI+/DI- with differential format. The
RXI should be connected directly to the coaxial cable.
CLS (DIP 16/PLCC 1) (I/P): Collision Sense Input
The collision detection threshold is determined by the level of the CLS pin. The transmit mode
collision detection of 10BASE2 is implemented when CLS is connected directly to VDD.
Control Pins
ER+, ER- (DIP 11, 12/PLCC 18, 19) (I/P): External Resistor Positive, External Resistor Negative
A fixed 1K 1% ohm resistor should be connected between ER+ and ER- to establish the internal
operating current.
SQE (DIP 9/PLCC 15) (I/P): Signal Quality Error Test
The signal quality error test will be enabled when SQE is tied to VDD. The jabber lockup function can
be disabled by changing the SQE bias.
Power Pins
VDD (DIP 10/PLCC 16, 17) (I/P): Positive Power Supply
A9 VDC power supply is needed.
VSS (DIP 4, 5, 13/PLCC 5 to 11, 20 to 25) (I/P): Negative Power Supply
www.DataSheet4U.com
-2-

विन्यास 11 पेज
डाउनलोड[ W89C92 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
W89C92PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLERWinbond
Winbond
W89C926PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLERWinbond
Winbond


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English