DataSheet.in

IS82C83H डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - CMOS Octal Latching Inverting Bus Driver - Intersil Corporation

भाग संख्या IS82C83H
समारोह CMOS Octal Latching Inverting Bus Driver
मैन्युफैक्चरर्स Intersil Corporation 
लोगो Intersil Corporation लोगो 
पूर्व दर्शन
1 Page
		
<?=IS82C83H?> डेटा पत्रक पीडीएफ

IS82C83H pdf
82C83H
Functional Diagram
DQ
DI0 CLK
DI1
DI2
DI3
DI4
DI5
DI6
DI7
STB
state). The 82C8X series gated inputs mean that this condi-
tion will occur only during the time the device is in the trans-
parent mode (STB = logic one). ICC remains below the
DO0 maximum ICC standby specification of 10µA during the time
inputs are disabled, thereby greatly reducing the average
power dissipation of the 82C8X series devices.
DO1
DO2
DO3
DO4
DO5
DO6
DO7
OE
OE
DATA IN
VCC
P
N
VCC
P
P
INTERNAL
DATA
N
N
Gated Inputs
During normal system operation of a latch, signals on the
bus at the device inputs will become high impedance or
make transitions unrelated to the operation of the latch.
These unrelated input transitions switch the input circuitry
and typically cause an increase in power dissipation in
CMOS devices by creating a low resistance path between
VCC and GND when the signal is at or near the input switch-
ing threshold. Additionally, if the driving signal becomes high
impedance (``float'' condition), it could create an indetermi-
nate logic state at the inputs and cause a disruption in
device operation.
The Intersil 82C8X series of bus drivers eliminates these
conditions by turning off data inputs when data is latched
(STB = logic zero for the 82C82/83H) and when the device is
disabled (OE = logic one for the 82C86H/87H). These gated
inputs disconnect the input circuitry from the VCC and
ground power supply pins by turning off the upper P-channel
and lower N-channel (See Figures 1 and 2). No current flow
from VCC to GND occurs during input transitions and invalid
logic states from floating inputs are not transmitted. The next
stage is held to a valid logic level internal to the device.
STB
DATA IN
VCC
P
N
VCC
P
P
INTERNAL
DATA
N
N
FIGURE 1. 82C82/83H
FIGURE 2. 82C86H/87H GATED INPUTS
Decoupling Capacitors
The transient current required to charge and discharge the
300pF load capacitance specified in the 82C83H data sheet
is determined by
I = CL (dv/dt)
Assuming that all outputs change state at the same time and
that dv/dt is constant;
I = CL(--V-----C----C------×-----8t-R--0------t-p-F---e----r--c----e----n---t---)
(EQ. 1)
where tR = 20ns, VCC = 5.0V, CL = 300pF on each eight out-
puts.
I = (8 x 300 x 10-12) x (5.0V x 0.8)/(20 x 10-9) = 480mA
This current spike may cause a large negative voltage spike on
VCC which could cause improper operation of the device. To fil-
ter out this noise, it is recommended that a 0.1µF ceramic disc
capacitor be placed between VCC and GND at each device,
with placement being as near to the device as possible.
ALE
MULTI-
PLEXED
BUS
ICC
ADDRESS
ADDRESS
STB
DATA IN
VCC
P
N
VCC
P
P
INTERNAL
DATA
N
D.C. input voltage levels can also cause an increase in ICC if
these input levels approach the minimum VIH or maximum
VIL conditions. This is due to the operation of the input cir-
cuitry in its linear operating region (partially conducting
N
FIGURE 3. SYSTEM EFFECTS OF GATED INPUTS
4-282

विन्यास 6 पेज
डाउनलोड[ IS82C83H Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
IS82C83HCMOS Octal Latching Inverting Bus DriverIntersil Corporation
Intersil Corporation


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English