DataSheet.in

73K212AL डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - Single-Chip Modem - TDK

भाग संख्या 73K212AL
समारोह Single-Chip Modem
मैन्युफैक्चरर्स TDK 
लोगो TDK लोगो 
पूर्व दर्शन
1 Page
		
<?=73K212AL?> डेटा पत्रक पीडीएफ

73K212AL pdf
73K212AL
Bell 212A/103
Single-Chip Modem
DESCRIPTION (continued)
modem functions through its 8-bit multiplexed
address/data bus or serial control bus. An ALE
control line simplifies address demultiplexing. Data
communications occurs through a separate serial
port only.
The 73K212AL is ideal for use in either free standing
or integral system modem products where full-
duplex 1200 bit/s data communications over the 2-
wire switched telephone network is desired. Its high
functionality, low power consumption and efficient
packaging simplify design requirements and
increase system reliability. A complete modem
requires only the addition of the phone line interface,
a control microprocessor, and RS-232 level
converter for a typical system. The 73K212AL is part
of TDK Semiconductor’s K-Series family of pin and
function compatible single-chip modem products.
These devices allow systems to be configured for
higher speeds and Bell or CCITT operation with only
a single component change.
OPERATION
ASYNCHRONOUS MODE
Data transmission for the DPSK mode requires that
data ultimately be transmitted in a synchronous
fashion. The 73K212AL includes ASYNC/SYNC and
SYNC/ASYNC converters which delete or insert stop
bits in order to transmit data within a 0.01% rate. In
asynchronous mode the serial data comes from the
TXD pin into the ASYNC/SYNC converter. The
ASYNC/SYNC converter accepts the data provided
on the TXD pin which normally must be 1200 bit/s
+1.0%, - 2.5%. The rate converter will then insert or
delete stop bits in order to output a signal which is
1200 bit/s ± .01% (±0.01% is the required
synchronous data rate accuracy).
The serial data stream from the ASYNC/SYNC
converter is passed through the data scrambler and
onto the analog modulator. The data scrambler can
be bypassed under processor control when
unscrambled data must be transmitted. The
ASYNC/SYNC rate converter and the data
scrambler are bypassed in all FSK modes. If serial
input data contains a break signal through one
character (including start and stop bits) the break will
be extended to at least 2 times N + 3 bits long
(where N is the number of transmitted
bits/character).
Serial data from the demodulator is passed first
through the data descrambler and then through the
SYNC/ASYNC rate converter. The SYNC/ASYNC
converter will reinsert any deleted stop bits and
transmit output data at an intra-character rate (bit-to-
bit timing) of no greater than 1219 bit/s. An incoming
break signal (low through two characters) will be
passed through without incorrectly inserting a stop bit.
SYNCHRONOUS MODE
The Bell 212A standard defines synchronous
operation only at 1200 bit/s. Operation is similar to
that of the asynchronous mode except that data
must be synchronized to a provided clock and no
variation in data transfer rate is allowable. Serial
input data appearing at TXD must be valid on the
rising edge of TXCLK.
TXCLK is an internally derived 1200 Hz signal in
internal mode and is connected internally to the
RXCLK pin in slave mode. Receive data at the RXD
pin is clocked out on the falling edge of RXCLK. The
ASYNCH/SYNCH converter is bypassed when
synchronous mode is selected and data is
transmitted out at the same rate as it is input.
DPSK MODULATOR/DEMODULATOR
The 73K212AL modulates a serial bit stream into
dibit pairs that are represented by four possible
phase shifts as prescribed by the Bell 212A
standard. The baseband signal is then filtered to
reduce intersymbol interference on the bandlimited
2-wire telephone line. Transmission occurs using
either a 1200 Hz (originate mode) or 2400 Hz carrier
(answer mode). Demodulation is the reverse of the
modulation process, with the incoming analog signal
eventually decoded into di-bits and converted back
to a serial bit stream. The demodulator also recovers
the clock which was encoded into the analog signal
during modulation. Demodulation occurs using either
a 1200 Hz carrier (answer mode or ALB originate
mode) or a 2400 Hz carrier (originate mode or ALB
answer mode). The 73K212AL uses a phase locked
loop coherent demodulation technique for optimum
receiver performance.
2

विन्यास 25 पेज
डाउनलोड[ 73K212AL Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
73K212ALSingle-Chip ModemTDK
TDK


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English