DataSheet.in

8T74S208 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - 2.5V Differential LVDS Clock Divider and Fanout Buffer - IDT

भाग संख्या 8T74S208
समारोह 2.5V Differential LVDS Clock Divider and Fanout Buffer
मैन्युफैक्चरर्स IDT 
लोगो IDT लोगो 
पूर्व दर्शन
1 Page
		
<?=8T74S208?> डेटा पत्रक पीडीएफ

8T74S208 pdf
8T74S208 DATA SHEET
Pin Descriptions and Pin Characteristics
Table 1. Pin Descriptions1
Number
1
Name
ADR1
Type
Input
Pulldown
Description
I2C Address input. LVCMOS/LVTTL interface levels.
2
GND
Power
Ground pin.
3 Q0 Output
4 nQ0 Output
Differential output pair 0. LVDS interface levels.
5 Q1 Output
6 nQ1 Output
Differential output pair 1. LVDS interface levels.
7
GND
Power
Ground pin.
8
VDDO
Power
9 Q2 Output
10 nQ2 Output
Output supply pin.
Differential output pair 2. LVDS interface levels.
11 Q3 Output
12 nQ3 Output
Differential output pair 3. LVDS interface levels.
13 Q4 Output
14 nQ4 Output
Differential output pair 4. LVDS interface levels.
15 Q5 Output
16 nQ5 Output
Differential output pair 5. LVDS interface levels.
17
VDDO
Power
18
GND
Power
Output supply pin.
Ground pin.
19 Q6 Output
20 nQ6 Output
Differential output pair 6. LVDS interface levels.
21 Q7 Output
22 nQ7 Output
Differential output pair 7. LVDS interface levels.
23
GND
Power
Ground pin.
Frequency divider select controls. See Table 3A for function.
24
FSEL0
Input
Pulldown LVCMOS/LVTTL interface levels.
25
FSEL1
Input
Pulldown Frequency divider select controls. See Table 3A for function.
LVCMOS/LVTTL interface levels.
26 IN Input
27
VT
Termination
Input
Non-inverting differential clock input. RT = 50termination to VT.
Input for termination. Both IN and nIN inputs are internally terminated 50
to this pin. See input termination information in the applications section.
28 nIN Input
Inverting differential clock input. RT = 50termination to VT.
29 VDD Power
Power supply pin.
30
SDA
I/O
Pullup
I2C Data Input/Output. Input: LVCMOS/LVTTL interface levels. Output:
open drain.
31
SCL
Input
Pullup
I2C Clock Input. LVCMOS/LVTTL interface levels.
32
ADR0
Input
Pulldown I2C Address input. LVCMOS/LVTTL interface levels.
NOTE: 1. Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
CIN
RPULLDOWN
RPULLUP
Parameter
Input Capacitance
Input Pulldown Resistor
Input Pullup Resistor
Test Conditions
Minimum
Typical
2
51
51
Maximum
Units
pF
k
k
2.5V DIFFERENTIAL LVDS CLOCK DIVIDER AND FANOUT BUFFER
2
REVISION 1 09/10/14

विन्यास 18 पेज
डाउनलोड[ 8T74S208 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
8T74S2082.5V Differential LVDS Clock Divider and Fanout BufferIDT
IDT
8T74S208A-012.5V Differential LVDS Clock Divider and Fanout BufferIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English