DataSheet.in

8SLVP2108 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - LVPECL Output Fanout Buffer - IDT

भाग संख्या 8SLVP2108
समारोह LVPECL Output Fanout Buffer
मैन्युफैक्चरर्स IDT 
लोगो IDT लोगो 
पूर्व दर्शन
1 Page
		
<?=8SLVP2108?> डेटा पत्रक पीडीएफ

8SLVP2108 pdf
8SLVP2108 Datasheet
Pin Descriptions and Characteristics
Table 1. Pin Descriptions
Number
Name
Type
1, 12
2, 11
VEE Power
nc Unused
3
PCLKB
Input
Pulldown
4
5
6, 7, 13,
24, 37, 48
8
9
nPCLKB
VREFB
VCC
VREFA
nPCLKA
Input
Output
Power
Output
Input
Pullup/
Pulldown
Pullup/
Pulldown
10
PCLKA
Input
Pulldown
14, 15
QA0, nQA0
Output
16, 17
QA1, nQA1
Output
18, 19
QA2, nQA2
Output
20, 21
QA3, nQA3
Output
22, 23
QA4, nQA4
Output
25, 26
QA5, nQA5
Output
27, 28
QA6, nQA6
Output
29, 30
QA7, nQA7
Output
31, 32
QB0, nQB0
Output
33, 34
QB1, nQB1
Output
35, 36
QB2, nQB2
Output
38, 39
QB3, nQB3
Output
40, 41
QB4, nQB4
Output
42, 43
QB5, nQB5
Output
44, 45
QB6, nQB6
Output
46, 47
QB7, nQB7
Output
Description
Negative supply pins.
Do not connect.
Non-inverting LVPECL differential clock/data input.
Inverting LVPECL differential clock input.
Bias voltage reference for the PCLKB, nPCLKB input pair.
Power supply pins.
Bias voltage reference for the PCLKA, nPCLKA input pair.
Inverting LVPECL differential clock input.
Non-inverting LVPECL differential clock/data input.
Differential output pair A0. LVPECL interface levels.
Differential output pair A1. LVPECL interface levels.
Differential output pair A2. LVPECL interface levels.
Differential output pair A3. LVPECL interface levels.
Differential output pair A4. LVPECL interface levels.
Differential output pair A5. LVPECL interface levels.
Differential output pair A6. LVPECL interface levels.
Differential output pair A7. LVPECL interface levels.
Differential output pair B0. LVPECL interface levels.
Differential output pair B1. LVPECL interface levels.
Differential output pair B2. LVPECL interface levels.
Differential output pair B3. LVPECL interface levels.
Differential output pair B4. LVPECL interface levels.
Differential output pair B5. LVPECL interface levels.
Differential output pair B6. LVPECL interface levels.
Differential output pair B7. LVPECL interface levels.
NOTE: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
CIN
RPULLDOWN
RPULLUP
Input Capacitance
Input Pulldown Resistor
Input Pullup Resistor
Test Conditions
Minimum
Typical
2
51
51
Maximum
Units
pF
k
k
©2019 Integrated Device Technology, Inc.
2
January 15, 2019

विन्यास 22 पेज
डाउनलोड[ 8SLVP2108 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
8SLVP21022.5V LVPECL Output Fanout BufferIDT
IDT
8SLVP2104LVPECL Output Fanout BufferIDT
IDT


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English