DataSheet.in

CGS410 डेटा पत्रक PDF( Datasheet डाउनलोड )


डेटा पत्रक - Programmable Clock Generator - National Semiconductor

भाग संख्या CGS410
समारोह Programmable Clock Generator
मैन्युफैक्चरर्स National Semiconductor 
लोगो National Semiconductor लोगो 
पूर्व दर्शन
1 Page
		
<?=CGS410?> डेटा पत्रक पीडीएफ

CGS410 pdf
Table of Contents
1 0 FUNCTIONAL DESCRlPTION
2 0 PIN DEFlNlTIONS
3 0 CIRCUIT OPERATION
3 1 Internal VCO Operation
3 1 1 VCO Tuning Characteristics
3 2 Crystal Oscillator Operation
3 3 Phase Comparator Operation
3 4 Programmable Divider Operation
3 5 Control Register Operation
3 5 1 System Loading Sequence
3 5 2 Structure of the Internal Serial Control Register
3 5 3 Power-up conditions
3 6 Loop Filter Characteristics
3 6 1 Loop FiIter Calculations
3 7 Clock Deglitching Considerations
3 8 Configurable Differential Output Buffers
3 9 Termination Considerations
3 10 System Interface Considerations
3 11 Applications
3 12 Input Output Structures
4 0 DEVICE SPEClFICATIONS
4 1 Absolute Maximum Ratings
4 2 Recommended Operating Conditions
4 3 DC Electrical Characteristics
4 4 AC EIectrical Characteristics
4 5 Timing Issues
LIST OF FIGURES
Connection Diagram
CGS410 Block Diagram
Figure 3-1 Linear Operating Range
Figure 3-2 Phase Comparator Charge Pump
Figure 3-3 Control Register Read Operations
Figure 3-4 Control Register Write Operations
Figure 3-5 Control Register Architecture
Figure 3-6 Bode Plot of Loop Filter Response
Figure 3-7 External Low Pass Filter
Figure 3-8 Termination
Figure 3-9 Pull-up Pull-down DC Termination
Figure 3-10 Typical Termination (Bit 1 e 0)
Figure 3-11 PCLK PCLKB Load vs Frequency
Figure 3-12 Serial Interface Example
Figure 3-13 Minimum Cost k80 MHz CGS410
Implementation
Figure 3-14 Common Video Application
Figure 3-15 Primary Loop GENLOCK Configuration
Figure 3-16 Crystal Configuration
Figure 3-17 CGS410 Using an External Loop Filter and
VCO
Figure 3-18 External XTLIN Drive Options
Figure 4-1 System Read Timing Specification
Figure 4-2 System Write Timing Specification
Figure 4-3 LCLK EN Timing Specification
Figure 4-4 CMOS PCLK Output Skew Timing Specification
Figure 4-5 DIFF PCLK Output Skew Timing Specification
2

विन्यास 18 पेज
डाउनलोड[ CGS410 Datasheet.PDF ]


शेयर लिंक


अनुशंसा डेटापत्रक

भाग संख्याविवरणविनिर्माण
CGS410Programmable Clock GeneratorNational Semiconductor
National Semiconductor
CGS412T250V4LHigh-Cap Screw Terminal Aluminum Electrolytic CapacitorCDE
CDE


भाग संख्याविवरणविनिर्माण
30L120CTSchottky RectifierPFC Device
PFC Device
AT28C010-12DKSpace 1-MBit (128K x 8) Paged Parallel EEPROMATMEL
ATMEL
B20NM50FDN-CHANNEL POWER MOSFETSTMicroelectronics
STMicroelectronics
D8442SD844SavantIC
SavantIC
FAE391-A20AM/FM Automotive Electronic TunerMitsumi
Mitsumi


Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z



www.DataSheet.in    |   2017   |  संपर्क   |   खोज     |   English